


LOAN DOCUMENT

DTIC ACCESSION NUMBER	LEVEL	PHOTOGRAPH THIS SHEET	INVENTORY																												
	DOCUMENT IDENTIFICATION																														
	DISTRIBUTION STATEMENT																														
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td colspan="2" style="text-align: center;">ACCESSION BY</td> </tr> <tr> <td style="width: 50%;">NTIS</td> <td style="width: 50%;">GRAM</td> </tr> <tr> <td>DTIC</td> <td>TRAC</td> </tr> <tr> <td>UNANNOUNCED</td> <td></td> </tr> <tr> <td>JUSTIFICATION</td> <td></td> </tr> <tr> <td colspan="2" style="height: 20px;"></td> </tr> <tr> <td colspan="2" style="height: 20px;"></td> </tr> <tr> <td colspan="2" style="height: 20px;"></td> </tr> <tr> <td colspan="2" style="height: 20px;"></td> </tr> <tr> <td colspan="2" style="text-align: center;">BY</td> </tr> <tr> <td colspan="2" style="text-align: center;">DISTRIBUTION/</td> </tr> <tr> <td colspan="2" style="text-align: center;">AVAILABILITY CODES</td> </tr> <tr> <td style="text-align: center;">DISTRIBUTION</td> <td style="text-align: center;">AVAILABILITY AND/OR SPECIAL</td> </tr> <tr> <td style="height: 40px; vertical-align: middle; text-align: center;">A-1</td> <td></td> </tr> </table>		ACCESSION BY		NTIS	GRAM	DTIC	TRAC	UNANNOUNCED		JUSTIFICATION										BY		DISTRIBUTION/		AVAILABILITY CODES		DISTRIBUTION	AVAILABILITY AND/OR SPECIAL	A-1		<div style="text-align: center; height: 100px;">DATE RECEIVED IN DTIC</div> <div style="text-align: center; height: 100px;">REGISTERED OR CERTIFIED NUMBER</div>	
ACCESSION BY																															
NTIS	GRAM																														
DTIC	TRAC																														
UNANNOUNCED																															
JUSTIFICATION																															
BY																															
DISTRIBUTION/																															
AVAILABILITY CODES																															
DISTRIBUTION	AVAILABILITY AND/OR SPECIAL																														
A-1																															
DISTRIBUTION STAMP		DATE RETURNED																													
<div style="font-size: 2em; transform: rotate(-10deg); display: inline-block;">19981223 075</div>																															
PHOTOGRAPH THIS SHEET AND RETURN TO DTIC-FDAC																															

HANDLE WITH CARE

UNCLASSIFIED



NO DISTRIBUTION
STATEMENT

APPENDIX 18

TECHNIQUES GENERATOR SOFTWARE DESIGN SPECIFICATION

FINAL SOFTWARE REPORT

DATA ITEM NO. A005

Reproduced From
Best Available Copy

**INTEGRATED ELECTRONIC WARFARE SYSTEM
ADVANCED DEVELOPMENT MODEL (ADM)**

PREPARED FOR

NAVAL AIR DEVELOPMENT CENTER
WARMINSTER, PENNSYLVANIA

CONTRACT N62269-75-0070

RAYTHEON

ELECTROMAGNETIC
SYSTEMS DIVISION

1 OCTOBER 1977

UNCLASSIFIED

APPENDIX 18
TECHNIQUES GENERATOR SOFTWARE DESIGN SPECIFICATION
FINAL SOFTWARE REPORT
DATA ITEM A005

INTEGRATED ELECTRONIC WARFARE SYSTEM (IEWS)
ADVANCED DEVELOPMENT MODEL (ADM)

Contract No. N62269-75-C-0070

Prepared for:

Naval Air Development Center
Warminster, Pennsylvania

Prepared by:

RAYTHEON COMPANY
Electromagnetic Systems Division
6380 Hollister Avenue
Goleta, California 93017

1 OCTOBER 1977



RAYTHEONRAYTHEON COMPANY
LEXINGTON, MASS. 02173

CODE IDENT NO.

49956

SPEC NO.

53959-HM-0412

SHEET
2 OF 7

REV

IEWS SOFTWARE SPECIFICATION - COMPUTER
PROGRAM DESIGN SPEC FOR TECHNIQUES GENERATOR

- 1.0 Scope
- 2.0 Applicable Documents
- 3.0 Requirements
 - 3.1 Function/Allocation Description
 - 3.2 Functional Descriptions
 - 3.2.1 Initialize Module
 - 3.2.2 Loop Module
 - 3.2.3 SC Write Fault Module
 - 3.2.4 SC Assignment-Frequency, ACN Module
 - 3.2.5 SC Technique-Channel Assignment Module
 - 3.2.6 SC Technique-Channel Parameter Change or Dismiss Module
 - 3.2.7 SC Program Control Module
 - 3.2.8 Channel-VCO Frequency Set-On Module
 - 3.2.9 Auxiliary Bus Frequency Module
 - 3.2.10 RAN-RAP Cover Module
 - 3.2.11 RAN-RAP Cover and Early Module
 - 3.2.12 RAN-RAP Cover and Late Module
 - 3.2.13 RAN-RAP Cover, Early and Late Module
 - 3.2.14 RGPO Module
 - 3.2.15 Frequency Update Subroutine
 - 3.2.16 Convert and Load Tuning Subroutine
 - 3.2.17 RAN-RAP A Version Subroutine
 - 3.3 Storage and Processing Allocation
 - 3.4 Computer Program Functional Flow
 - 3.5 Programming Guidelines

RAYTHEONRAYTHEON COMPANY
LEXINGTON, MASS. 02173

CODE IDENT NO.

49956

SPEC NO.

53959-HM-0412

3 SHEET
OF 47

REV

1.0 SCOPE

The computer program specified herein shall be entitled IEWS Techniques Generator Controller Program. The Techniques Generator Unit is part of the Integrated Electronics Warfare System, IEWS, being developed for test and evaluation to determine operational usefulness for advanced combat aircraft.

2.0 APPLICABLE DOCUMENTS

The following documents, form a part of this specification to the extent specified herein. In the event of conflict, the requirements of this specification shall govern.

AETD-XAV-1000

Experimental and Developmental
Specification IEWS (Integrated Electronic
Warfare System)

WS-8506

Requirements for Digital Computer
Program Documentation

RAYTHEON SPECIFICATIONS

53959-HM-0410

Unit Hardware Development Specification -
IEWS Hardware Spec. - Techniques
Generator

53959-HM-0411

Unit Hardware Development Specification -
IEWS Hardware Spec. - Transmitter
Control - MAAS

53959-CD-1401

Interface Control Document Spec. -
Daisy Chain Bus ICD

53959-JK-1003

Interface Control Document Spec. -
Auxiliary Bus ICD

RAYTHEON

RAYTHEON COMPANY

LEXINGTON, MASS. 02173

CODE IDENT NO.

49956

SPEC NO.

53959-HM-0412

4

SHEET
OF 47

REV

Eqpt. Division I

RP-16 Microprocessor

Eqpt. Division II

Computer Program Package Specification

Raytheon RP-16 Relocatable Macro

Assembler Functional Specification

3.0 REQUIREMENTS

3.1 FUNCTION/ALLOCATION DESCRIPTION

The IEWS Techniques Generator Controller Program shall be the software portion of Techniques Generator. It shall run in the T.G. Controller/Processor hardware which is implemented with an RP-16 Microprocessor. Together with the hardware, the program shall provide the overall T.G. functions described in paragraph 3.1.1, and the Controller/Processor functions described in paragraph 3.1.2.1, both of applicable document 53959-HM-0410, T.G. hardware specifications.

The TG Controller Program shall be structured in the modules and relationships as shown in Figure 1. Bascially, once initilized, the program shall be interrupt-driven. The two hierarchy modules are Initilize (INLZ), and Loop (LOOP). At power up or as required, the System Controller, SC, or a Local Control Panel, LCP, shall be able to put the program to start of INLZ. Either of the two shall be able to command run.

INLZ shall initilize all variables, assignments and generators and transfer to LOOP. LOOP shall bascially enable interrupts and run in an idle loop awaiting interrupts. All service routines shall return to LOOP to await further interrupts.

There shall be twelve types of interrupt service modules as shown in Figure 1 and Figure 2, VIZ.,

SC Write Fault (SCWF)

SC Assignment - Frequency, ACN (SCAFA)



FIG. 1. TACH GEN. UNIT- CONTROLLER SOFTWARE

H. McCallister
7/22/90




FIG. 2 RREL/RSP MODULE TYPES

SC Technique-Channel Assignment (SCTA)
SC Technique-Channel Parameter Change, Dismiss (SCTCC)
SC Program Control (Currently Growth) (SCPC)
Channel-VCO Frequency Set-On (CVFSO)
Auxiliary Bus-Frequency (ABFR)
RAN-RAP Cover (RRC)
RAN-RAP Cover and Early (RRCE)
RAN-RAP Cover and Late (RRCL)
RAN-RAP Cover, Early, Late (RRCEL)
Range Gate Pull-Off (RGPO)

Note in Figure 1 that the last five module types shall service four RAN-RAP RGPO Technique Generators. Interrupt level selects the general service. Within the interrupt level the three least significant bits, LSB's, of the hardware interrupt vector shall identify a particular service module. Within any of these levels, the device requesting service determines the vector, only one vector per service request.

Interrupt services have horizontal modularity, i.e., service routines are independent of one another.

Finally, there are three subroutines:

Frequency Update (FUP)
Convert and Load Tuning (CLT)
RAN RAP -A Version (RRA)

Relationships of subroutines to service module users are shown in Figures 1 and 2.

At the end of any service-routine execution, the program shall return to LOOP. For this development the software shall enable interrupts only during LOOP. Nesting of interrupt services is a software growth capability. The hardware is capable of supporting such nesting.

3.2 FUNCTIONAL DESCRIPTIONS

Each IEWS T.G. Controller Program module shall implement the corresponding flow diagram given herein. Each flow diagram shows the fixed hardware addresses involved. Externally interchanged word formats shall be as specified in the referenced, associated document, 53959-HM-0410, "Unit Hardware Development Specification - IEWS Hardware Spec. - Techniques Generator". Programmable variables within programs shall have the values given on the diagrams. Some of these modules might change as a result of development tests. Internal word formats can vary from those herein if more practical. Program Tables are given in paragraph 3.3

3.2.1 Initialize (INLZ) Module

INLZ shall be as given in Figure 3. Controls and address to set and run INLZ are given in notes thereon. INLZ clears all assignments, if any, and flags. It initializes all internal tables.

3.2.2 Loop (LOOP) Module


LOOP shall be as given in Figure 4. Background testing can be added to this at any time as growth software.

3.2.3 SC Write Fault (SCWF) Module

SCWF shall be the interrupt routine of Figure 5. Hardware interrupt vectors and addresses are given. This routine endeavors notify the SC if a write is attempted to T.G. instruction memory during times of memory-protect. The T.G. RP-16 4K word memory is two-port, one for the Daisy Chain (DC) bus, and the other for the T.G. RP-16. The memory is

FIG. 3 INITIALIZE

PAGE 1 of 3



NOTES: 1. INITIALIZE address 0000H is set for any:

- SC Daisy Chain Master Clear - DEACGL
- LCP Master Clear - MISTCL
- SC TGE External Control "Initialize"
- LCP Control "STOP" and by inputting Addr. 0000H.

2. Subsequent Jump to INITIALIZE RUN either:

- SC TGE External Control "NEWSTART"
- LCP Control "START" (02 Addr. 0000H)

H. Macmillan
7/28/76

FIG. 3 (CONT'D) INITIALIZE


ADDED 11/27/76

PAGE 2 OF 3

SFS IS START OF
FM GEN PRE-OPER.
STATUS TABLE II A

SFA IS START OF
FM GEN ALLOCATION
(OPER.) TABLE II A

FN IS FM GEN No.




11/29/76

Howard M. Dulani

FIG. 3 (CONT'D) INITIALIZE

PAGE 3 OF 3




7/23/76

H. Medsker

FIG.4 LOOP

CT is cumulative
test



NOTES: 1. LOOP IS ENTERED WITH
JUMP FROM;


- a. INITIALIZE (ENLZ),
- b. Return from any
other INTERRUPT
ROUTINE MODULE

2. Cumulative Test is
Count of Loop Entries
Subsequent to INLZ.

This is a check during
DEVLPMT. TESTS

H. McZanther
7/28/76

FIG.5 SC WRITE FAULT



* NOTE:

1. 175377_B Addr. sets SC
INTR(8) on the DAISY CHAIN
B-15. The bus has no
INTR ACK. Hence -

2. The INTR RPS (8) remains
Set until:

- a) SC addresses 005775_B, or
- b) SC issues DC MCL, or
- c) If programmed, TG
RP-16 "RESET XTRNL", i.e.
OPRST.

7/26/70
J.R. McFarland

partitioned with T.G. instructions, data, and working space in all but 8 locations. It is the bulk of this memory except the 8 locations for SC messages that is at times protected to DC writes. An SC Daisy Chain Master Clear, DCMCL always opens all memory to DC write. Any time a message is transferred through any of the 8 message locations the bulk of memory is protected from DC writes. If while protected a DC write is attempted, DC ACKnowledge is hardware returned to prevent hanging the bus, even though data is not written. The T.G. RP-16 receives the interrupt and in turn attempts to notify the SC as shown in Figure 5. The 4K memory is open to DC read all the time. The two port is used to facilitate loading T.G. RP-16 program directly from the DC bus.

3.2.4 SC Assignment-Frequency, ACN (SCAFA)

SCAFA shall be the interrupt routine of Figure 6. Note that the Frequency Update Subroutine (FUP) is used in this service. Return to LOOP is from FUP.


3.2.5 SC Technique-Channel Assignment (SCTA) Module

SCTA shall be the interrupt routines of Figure 7. This module retrieves all generator parameters from T.G. Techniques Program memory and loads the proper generators. Where the limited number of RAN-RAP/RGPO generators are needed, the routine performs a resource management allocation by finding an unused generator for the current program. It remembers to which channel the generator is assigned.

3.2.6 SC Technique-Channel Parameter Change or Dismiss (SCTCC) Module

SCTCC shall be the interrupt routines of Figure 8. This module changes any parameters of a currently assigned Technique Program per the SC message. The Technique Program stored in Technique Program memory remains as originally loaded. If the change is in use of the Auxiliary Bus for Frequency and/or ACN, the routine fills in the balance of the word as stored in Techniques

FIG. 6 SC ASSIGNMENT - FREQ, ACN



7/26/76
H.R. McQuinn

FIG. 7 SC TECHNIQUE-CHANNEL ASSIGNMENT

REDONE REVISED

PAGE 1 OF 4

11/30/76 12/10/76

TO ADD TWO FM
SEN'S.

SCTCA

INTR 0001023

CFN IS CONNECTION
MEMORY FM GEN NO.
TEMP. STORAGE LOCATIONDISABL RPTLD
STORE STATE
CLR CFN005772₈
TN IS TECH. WORDLOAD & STORE:
JTW → TW
STORE:bit 15 → ZEROS → STAT - 005777₈CLEAR SC MSG
Flag-bit 15CH IS CHANNEL
TN IS TECH. NO. X2MASK R-BYTE:
TW → CH
MASK L-BYTE:
TW → TN

TECH NO. # B -

ROTATE:
TN left 2 places
LOAD:
PS → BPS IS (TECH) PROG START-006000₈GL IS GEN. LOAD ADDR-175000₈LOAD:
GL → X
ADD:
X + CH → XPW IS
PARAMETER WORD

D/2

LOAD & STORE:
B + TN → PWMASK bit 15-12
of PW → CD

CD IS (SEN) CODE

CD = 8
?

YES

FM GEN NEEDED

B/3

CD = 10
?

YES

RR/RSA GEN
NEEDED


C/4

A/2

Howard M. Zuller
11/30/76

FIG. 7 SC TECH-CHAN ASSIST (CONT'D)

REDONE 12/10/76



Howard McQuillan
12/10/76

FIG. 7 SC TECHNIQUE-CHANNEL ASSNT
(CONT'D)

REDONE 11/30/76

REDONE 12/10/76

FN IS FM GEN. NO.



SFA IS START OF FM GEN
ALLOCATION (OPERATION) TABLE ACRS IS CHAN-
RESOURCE
STATUS BASE
ADDR. TABLE DHoward McHulley
12/10/76

FIG. 7 SC TECH-CHAN ASGMT (CONT'D)

REDONE 11/30/76
REVISED 12/10/76


PAGE 4 OF 4



Howard McQuillan
11/30/76
12/10/76

FIG. 8 SC TECHNIQUE-CHANNEL PARAMETER CHANGE OR DISMISS

PAGE 1 of 4



NOTE: 1) PA = F000_H Dismisses
the Assignment

2) PA ≠ F000_H and AD ≠
F001_H change current
GEN Parameters
if in proper code,
PA does not change
parameters in TECH
Prog. Memory

3) See format of PARAM.
Word: GEN CODE F_H


4) DEMOL or other control (Fig. 3)
to INL2 dismisses all channel assignments.

3) R. McQuillen
1/23/76

Fig. 3

SC TECH. MEM. CH. 4. R. 10. 10. 10.

SC TEC. (CMT15) PAGE 2 of 4




H.R. McQueller
1/23/76

FIG. 8 3C TECH-CHAN PARAM. CHG OR DISMISS
SETCC (CONT'D)

PAGE 3 OF 4

REDONE 12/10/76

THIS ROUTINE DISMISSES
A CHAN ASSMT INCLUDING
RESOURCES R/R/R/G/F AND/OR
FM GEN IF ASSIGNED




Howard McQuillen
12/10/76

FIG. 8 SLC TECH-CHAN PARAM. CHG OR DISMISS
SLC-6 (CONT'D)

REDONE 12/10/76

PAGE 4 OF 4



Howard M. Beaudoin
12/10/76

Program memory. This module alternatively dismisses a particular Channel-Technique assignment. See notes of Figure 8 for codes. The routine for channel-technique dismissal also performs the resource management update of RAN-RAP/RGPO generator allocations.

3.2.7 SC Program Control (SCPC) Module

This module is a growth module to allow great flexibility to enable the TG RP-16 to execute instructions sent by the SC. The hardware is designed to accomodate this, but currently the SC External Control via hardware address is sufficient. See Figure 10 of 53959-HM-0410.

3.2.8 Channel-VCO Frequency Set-on (CVFSO) Module

CVFSO shall be the interrupt routines of Figure 9. This routine is requested every 0.1 second by each channel-technique assigned. It currently is a linear integration of error correction. Growth software could provide other correction to include even a transfer table for VCO tuning command to frequency output. The routine calls subroutine Convert and Load Tuning (CLT) to select VCO subband and tuning, within subband.

3.2.9 Auxiliary Bus Frequency (ABFR) Module

ABFR is the interrupt routine of Figure 10. This routine services frequency assignment updates for response-assigned channels, whose assignment includes Auxiliary bus update enable. The module uses the Frequency Update (FUP) subroutine which exits directly to LOOP.

3.2.10 RAN-RAP Cover (RRC) Module

RRC is the interrupt module of Figure 11. As noted thereon, this function is performed for each of the four RAN-RAP/RGPO generators. List I of paragraph 3.3 gives the priority level and least significant octal addresses for each generator service module. This module uses RAN-RAP A version (RRA) subroutine and generates a single element RAN-RAP. Internal

FIG. 9 CHANNEL-VCO FREQUENCY SET-ON





FIG. 10 AUX BUS FREQUENCY



J. McQuillen
7/24/76

FIG. 11. RAN RAP COVER


NOTES: 1. There is one of these programs for each of 4 RR/RS/Gen's

2. See LIST I for LVL, EVEN, ODD ASSNTS.

WA is Word A

WB is Word B

RRA is RAN RAP - A VERSION



* SEE TABLE III

AR. McQuinn
7/29/76

pulse delay storage shall be as in Table III.

3.2.11 RAN-RAP Cover and Early (RRCE) Module

RRCE is the interrupt module of Figure 12. The description of paragraph 3.2.10 is generally the same except these routines generate a two-element RAN-RAP.

3.2.12 RAN-RAP Cover and Late (RRCL) Module

RRCL is the interrupt module of Figure 13. This is another two-element RAN-RAP similar to paragraph 3.2.11.

3.2.13 RAN-RAP Cover, Early and Late (RRCEL) Module

RRCEL is the interrupt module of Figure 14. This is a three-element RAN-RAP built up from the single element of paragraph 3.2.10. Note that growth software can have many variations in delay pulse configurations for this RRCEL as well as for RRC, RRCE, and RRCL.

3.2.14 Range Gate Pull Off (RGPO) Module

RGPO is the interrupt module of Figure 15. As noted thereon this function shall be performed for each of four RR/RGPO generators. List I gives the priority levels and addresses.

3.2.15 Frequency Update (FUP) Subroutine

FUP is the subroutine of Figure 16. As noted thereon frequency assignment modules SCAFA and ABFR shall use the subroutine. Internal tables used are those of Table I. Essentially this subroutine shall update the tuning of each of four VCO's by the same amount the channels assigned frequency is changed. Growth software can have a more complex tuning update if tests with MAAS equipment indicate a need. FUP uses the subroutine Convert and Load Tuning (CLT).

FIG. 12 RAN RAP COVER AND EARLY

NOTES: 1. There is one of these programs for each of 4 RRG Gen's

2. See TABLE II for LVL, EVEN, ODD ASSM'G

WA is word A

WB is word B 17534(EVEN)₈
17534(ODD)₈

RRA is RAN RAP A VERSION

RRCE

INTR. 0000 (LVL)₁₈

DISABL RPTLO
STORE STATE

LOAD:
RWA → WA
LOAD:
RWB → WB

RRA

USE JSUB CALL

CC is CELL COUNT
Set by RRA

PL is pulse storage
start addr. *
CC is also relative
storage cell location
of pulse delay


EG is EARLY Commit
Gate delay

LG is Late Commit
Gate delay

EO is Early (Element)
Offset, currently
4.45EC

RS is RRG Gen. pulse
delay mem. addr.

* SEE TABLE III



HR modification
7/30/76

FIG. 13 RAN RAP COVER AND LATE

NOTES: 1. There is one of these programs for each of 4 RR/RGPD GENS.

2. See LIST I for LVL, EVEN, ODD ASSMTS.

WA is word A

WB is word B

17534(EVEN)_B

17534(ODD)_B

RRA is RAN RAP
A VERSION

USE JS4B CALL

CC is Cell Count Set
by RRA

{ PL is pulse storage
start addr. *

CC is also relative
storage cell location
of pulse delay

EG is Early Commit
Gate delay


LG is Late Commit
Gate delay

LO is Late (Element)
Offset,
currently 4 +
6 usec

RS is RRGEn pulse
delay mem. addr.

RG is RRGEn
Commit Gate
Mem. Addr.

* SEE TABLE III



NR McQuillen
7/30/73

FIG. 14 RAN RAP- COVER, EARLY AND LATE

Page 1 of 2

NOTES: 1. There is one of these programs for each of 4 RR/RSPD GENS.

2. See LIST I for LVL, EVEN, ODD ASSEMBLYS

WA is word A

WB is word B

RRA is RAN-RAP
A VERSION

17534(EVEN)_B
17534(ODD)_B

RRCEL

INTR. 0000 (LVL)3_B

DISABLE RP120
STORE STATE


LOAD:
RWA → WA
LOAD:
RWB → WB

RRA

A

ARM Zuller
7/30/76

FIG 14 RAN RAP- COVER, EARLY, AND LATE
(CONT'D) PAGE 2 of 2



H.R. McQuillen
7/30/76

FIG 15 RANGE GATE Pull OFF

Page 1 of 2

NOTES: 1. There is one of these programs for each of 4 RR/REPO GEN'S.

2. See LIST I for LVL, EVEN, ODD ASSEMBLY

WB is WORD B

WA is WORD A

PW is Pulse Width

PW3 is Start of pulse width conversion table.

PR is pretrigger,


currently 25.6 usec.

LSB = 62.5 nanosec. X'0BE1'

CV is Cover Plus Delay

PD is Pull-off Delay

SS is SCRATCH-PAD delay STORE



HR. McQuillen
7/26/76

FIG. 15 RANGE GATE PULL-OFF
(CONT'D)


PAGE 2 of 2

TH is Threshold Delay
for Cover Start and
AMI check, currently ~24usec
LSB = 62.5 nanosec.

TD is TUNING
Delay, currently
~104usec.
LSB = 62.5 nanosec.

bit 11 of WB is


AMI bit
1 → AMI
0 → AMI



HR mcdowell
7/26/76

FIG. 16 FREQUENCY UPDATE


SUBROUTINE Page 1 of 2



* See TABLE I for Freq & Tuning Tables - Structures.

FIG. 16 FREQUENCY UPDATE SUBR. (CONT'D)
FUP

Page 2 of 2



HR McQuinn
7/27/76

3.2.16 Convert and Load Tuning (CLT) Subroutine

CLT is the subroutine of Figure 17. This subroutine shall convert the calculated absolute tuning frequency to tuning frequency by subband designation and relative subband tuning command. This routine assumes an upper subband VCO in the MAAS transmitter. It includes hysteresis for overlap of subbands, and assumes subband tuning is proportional above a lower value for each subband. The overlap and the lower values of each subband are programmable.

3.2.17 RAN-RAP A Version (RRA) Subroutine

RRA is the subroutine of Figure 18. This subroutine sets up the basic element pulse delay patterns for all RAN-RAP programs. It also sets up the basic commit gate start and end.

3.3 STORAGE AND PROCESSING ALLOCATION

The Technique Generator RP-16 Controller memory allocations are given in Figure 15 of reference 53959-HM-0410. Of the 4K-word memory, the upper 1K is currently allocated to T.G. Techniques Program memory. Within the remaining 3K, the software instructions and data objects of this CPDS are to fit. All other addresses are given in the cited reference and listed herein where needed.


Tables I through III are the important internal data-object tables for the T.G. Controller Program. Use of these tables is given in the appropriate functional description of paragraph 3.1. List I gives the RR/RGPO Generators priority and address assignments. List II summarizes important program data objects. List III allocates total RP-16 address space, including programs and data.

3.4 COMPUTER PROGRAM FUNCTIONAL FLOW

Program flow is described in paragraph 3.1 and Figure 1, and 2. Interrupt levels and assignments are given therein.

FIG. 17 CONVERT AND LOAD TUNING
(TO TUNING MEMORY) SUBROUTINE

Page 1 of 2



NOTE: THIS SUBROUTINE
CAN BE EXPANDED TO
INCLUDE VCO TUNING
CURVES IF LATER VCO
TESTS SO INDICATE

J.R. McDaniel
7/27/76


FIG 17 CONVERT AND LOAD TUNING SUBROUTINE (CONT'D)

Page 2 of 2
UPPER SUBBD
TEST

UT IS UPPER SUBBD
THREE

Should be $\approx 11.8 \text{ GHz}$
LSB = 1.25 MHz

UT @
X'DBDF'



X is from Caller,
X = 3T

JR m 2nd
7/27/76

FIG. 18 RAN RAP A VERSION

SUBROUTINE

Page 1 of 3

MASK X'0E00'

PW is pulse width

X'0B05'

PWS is start of pulse width
conversion table
TABLE III

PR is pretrigger

currently = 25.6 nsec
LSB = 62.5 nanosecCV is cover pulse
start

CC is CELL COUNT

PD is Primary Delay

PP is Primary Pull direction

FG is Fixed Gate delay

FG * 8

PL is pulse storage start X'0B70'

RRA

MASK:
RPN of WA → PW
LOAD:
PWS → BLOAD:
B + PW → PW
2SUB:
PR → PW → A
LOAD:
A → CVSTORE:
A → PLMASK R-byte of
WA → PD
MASK bit 3 of
WA → PPMASK from WA
RFG → FG
SHIFT FG Lft
3 bits → FGLOAD:
1 → CCSUBROUTINE
ENTERED FROM
CALLER ROUTINES
RRC, RRCF, RRCF,
OR RRCF
Needs correct
Register states.

STORES COVER PLS

MASK X'F000'

X'0B3F'


ADD:
CV + FG → A
STORE:
A → PL + CCSTORES
DROP
PLS
+ PRIM.INCRMT:
CC + 1 → CCYES
FG < PD
?
No
PULL
OUTNo
PP = 1
?
Yes
PULL
INYES
FG < PD
?
NoSUB:
CV - FG → A
STORE:
A → PL + CCSTORES
DROP
PLS
- PRIM.INCRMT:
CC + 1 → CCEP is Early Primary
Pulse
DelayLP is Late Primary
Pulse
DelayADD:
CV + PD → A
STORE:
A → PL + CCSTORE
DELAY PLS
+ PRIM POSADD:
 $2 \times \frac{PW}{2} + A \rightarrow A$ STORE:
A → AP
STORE:
CV → EPSUB:
CV - PD → A
STORE:
A → PL + CCSTORE DELAY PLS
PRIM NEGSTORE:
A → EPADD:
 $2 \times \frac{PW}{2} + CV \rightarrow A$
STORE:
A → LP

A/2

W.R. McQuinn
7/29/76

FIG. 18
RAN-RAP A VERSION
SUBR. (CONT'D)


Page 2 of 3



HR McQuinn
7/23/76

FIG. 1B
RAN-RAP A VERSION
SUBR (CONT'D)

Page 3 of 3



J.R. McQuillan
7/29/76

TABLE I FREQUENCY AND TUNING LOCAL DATA STRUCTURES

SF is FREQ ADDR. BASE	ADDRESS	DATA
	CH	LSB = 1.25 MHz
	SF + O _H	FREQ (O _H) 14 bits
	• • •	• • •
	SF + F _H	FREQ (F _H)

ASSIGNED FREQUENCY TABLE

ST is Tuning Addr. BASE	ADDRESS	DATA is AT = Absolute Tuning LSB = 1.25 MHz. AND
	CV	
	ST + O _H 0 _B	TUN (O _H 0 _B)
	ST + O _H 1 _B	TUN (O _H 1 _B) 16 bits
	ST + O _H 2 _B	TUN (O _H 2 _B) 0 → SUBSD 1-LOWER
	ST + O _H 3 _B	TUN (O _H 3 _B) 1 → SUBSD 2-UPPER
	• • •	• • •
	ST + F _H 0 _B	TUN (F _H 0 _B)
	ST + F _H 1 _B	TUN (F _H 1 _B)
	ST + F _H 2 _B	TUN (F _H 2 _B)
	ST + F _H 3 _B	TUN (F _H 3 _B)

TUNING TABLE

ALSO SEE LIST III

NOTE: THESE ARE USED IN FREQ. UPDATE (FUP) SUBROUTINE, AND CHANNEL-VCO FREQ. SETON (CVFSD) MODULE.

HR. McQuinn
7/30/76

TABLE II CHANNEL-RESOURCE, AND RESOURCES
LOCAL DATA STRUCTURES

CRS IS CHAN- RESOURCE STATUS ADDR. BASE	ADDRESS CH	DATA - bits			FN - OCTAL
		15, 14	13 - 3	2 - 0	0 - NONE 1 - GEN #1 2 - GEN #2
USED BY	CRS + 0H	FN	ZERO	RN	RN - OCTAL
INITIALIZATION (INLZ)	• • •	•	•	•	0 - NONE 1 - GEN 1 2 - GEN 2 3 - GEN 3 4 - GEN 4
MODULE, SC TECH ASSMT (SCTA) MODULE AND SC TECH-CH PARM. CHG OR DISMISS MODULE (SCTEC).	CRS + FH	FN	ZERO	RN	

CHANNEL-RESOURCE TABLE

SRS IS RR/RGPO GEN STATUS ADDR. START	ADDRESS RN RR/RGPO GEN #	DATA - HEX	HEX	
			SH	MEANING
USED BY	SRS + 18	0005H	0	AVAILABLE
INITIALIZATION (INLZ) MODULE	• • •	• • •	1	NOT AVAIL- ABLE
	SRS + 48	0005H		

RR/RGPO GENERATOR PRE-OPERATION
STATUS TABLE

SRA IS RR/RGPO GEN. ALLOCATION ADDR	ADDRESS RN RR/RGPO GEN #	DATA - HEX	HEX	
			AH	MEANING
USED BY	SRA + 18	000AH	0	NOT ALLOCATED
INITIALIZATION (INLZ) MOD, SC TECH ASSMT. (SCTA) MODULE, AND SC TECH-CH DISMISS (SCTEC) MODULE	• • •	• • •	1	ALLOCATED
	SRA + 48	000AH		

RR/RGPO GENERATOR ALLOCATION
(OPERATION) TABLE

ALSO SEE LIST III

NR McQuinn
7/30/76
REVISED 11/29/76

TABLE II A RESOURCES LOCAL DATA
STRUCTURE CONTINUED

	ADDRESS			DATA HEX	HEX	
		FN FM GEN #			5H	MEANS
SFS IS FM GEN STATUS	SFS	+	1	0005H	0	AVAILABLE
ADDR START	SFS	+	2	0005H	1	NOT AVAIL- ABLE

USED BY
INLE MOD.

FM GENERATOR PRE-OPERATION STATUS TABLE

	ADDRESS			DATA HEX	HEX	
		FN FM GEN #			AH	MEANS
SFA IS FM GEN ALLOCATION	SFA	+	1	000AH	0	AVAILABLE
ADDR	SFA	+	2	000AH	1	NOT AVAIL- ABLE

USED BY
INLE, SCTA,
SCTCL MODS.

FM GENERATOR ALLOCATION (OPERATION) TABLE

Howard McQuillan
11/29/76

TABLE III RAN-RAP PULSE DELAY STORAGE,
AND PULSE WIDTH CONVERSION TABLE

ADDRESS CC		DATA
CELL COUNT		bits 7-0 USED LSB = 22.5 nanosec.
PL is pulse storage start	PL + 0	PULSE DELAY (1)
CC is cell count	" " "	" " "
Used by		
All RAN-RAP modules and SUB ROUTINE.	PL + 5	PULSE DELAY (4)

NOTE:
ALLOW
FOR $2\frac{1}{10}$
LOCATIONS

RAN-RAP PULSE DELAY TABLE

ADDRESS PW PLS Width Code		DATA - $\frac{PW}{2}$ bits 5-0 LSB = 62.5 nanosec
Pulse is	PWS + 18	1.5 usec = 308
Pulse Width	+ 38	1.0 usec = 208
Conversion	+ 58	0.5 usec = 108
	+ 68	0.25 usec = 48

PULSE WIDTH CONVERSION TABLE

ALSO SEE LIST III

H.R. McQuinn
1/30/74

LIST I RR/RGPO GENERATORS- PRIORITY LEVEL, AND ADDRESS LSB ASSIGNMENTS

GEN#	(PRIORITY) LVL ₈	WRITE ADDRESS 3 L583	
		* EVEN ₈	# ODD ₈
1	5	0	1
2	4	2	3
3	3	4	5
4	2	6	7

HIGHER
NUMBER
~ HIGHER
PRIORITY

* PULSE STROBE DELAY MEMORY

II COMMIT GATE DELAY MEMORY

J.R. McQuinn
7/30/76

LIST II IMPORTANT DATA - OBJECTS AND USERS

DATA ITEM		USING MODULE(S) OR SUBROUTINE(S)
REF	DESCRIPTION	
CT	Count - No. Loop entries after INLE	INLE, LOOP
CRS	Channel Resource Table Start	INLE, SCTA, SCCE
SRS	Start of RR/RAPs Status Table - Programmable <i>Pre-Run</i>	INLE
SRA	Start of RR/RAPs Allocation Table - During Run	INLE, SCTA, SCCE
PS	(Technique) Program Start - 0060003 Program 1. <i>Pre-Run</i>	SCTA, SCCE
SF	Start of Frequency (Assignment) Table	CVF30, FUP
ST	Start of Tuning (Absolute) Table	CVF30, FUP
PL	Pulse Storage Start	RRG, RRA, RRCE RRCL, RRCEL
EG	Early (Commit) Gate - start	RRG, RRA, RRCE RRCL
LG	Late (Commit) Gate - end	RRG, RRA, RRCE RRCL, RRCEL
TD	Tuning Delay	RRA <i>Pre-Run Programmable</i>
PR	Pre-trigger Delay	RRA <i>Pre-Run Programmable</i>

A. L. McQuibbin
7/20/76

LIST II (CONT'D) IMPORTANT DATA-OBJECTS AND USERS

DATA ITEM		USING MODULE(S) OR SUBROUTINE
REF.	DESCRIPTION	
EO	Early (Element) Offset	Pre-Run Programmable RRCE, RRCEL
LO	Late (Element) Offset	Pre-Run Programmable RRCL, RRCEL
PMS	Pulse Width Conversion Start Table	Pre-Run Programmable RRA
CH	Channel	INLE, SCAFA, SCTCE, CUFSO, ABFR
RN	RR/RGPO, GEN. NO. VARIABLE 1 THRU 4	INLE, SCAFA, SCTCE, CUFSO, ABFR
AN	ANGLE CELL NO. VARIABLE 0 THRU 31	SCAFA
TN*8	Technique No. VAR. 00008 through 17708 with LSI always 08	SCTA, SCTCE
CC	Cell Count- RAN-RAP Delay Pulse No. VARIABLE	RRC, RRA, RRCE, RRCL, RRCEL
TH	Threshold Delay for Cover Insert	Pre-run Programmable RGPO
LL	Lower Subband Limit Time (Highlighted)	Pre-run Programmable CLT
LT	Lower Subband Threshold Time Freq.	Pre-run Programmable CLT
UT	Upper Subband Thres. Time (Highlighted)	Pre-run Programmable CLT

ALL. no. 1/30/76

RAYTHEONRAYTHEON COMPANY
LEXINGTON, MASS. 02173

CODE IDENT NO.

49956

SPEC NO.

53959-HM-0412

SHEET
47 OF 47 REV

3.5

PROGRAMMING GUIDELINES

Object program shall be machine code suitable for loading from the System Controller (SC) via the Daisy Chain (DC) bus. During development object program shall be available on paper tape for loading via a TTY terminal directly into the T.G. The latter includes an Asynchronous Line Control Module (ALCM) for TTY interface and a Hardware Loader program to accept inputs. Word formats and addresses are given in Figures 15, 16 and 17 of reference 53959-HM-0410.

Source programming can be in assembly language. The source program can be converted to object program using either the RP-16 Assembler, reference Equipment Division II, or the ESD Nova Cross-Assembler for the RP-16. RP-16 instructions and functions are described in reference Equipment Division I.

LIST III TGU RP-16 ADDRESS
SPACE PAGE 1 OF 4

LOCATION HEX	DATA	DATA TYPE
0000	VECTOR ADDR. "INLZ" = X'0050'	(START OF 4K MEM.) DEFINED 1 ₁₀
0001	INTERRUPT VECTOR ADDR'S	DEFINED
...	CURRENT & GROWTH	DURING 111 ₁₀
006F	SEE TGU HARDWARE SPEC	CODING & ASSEMBLY
INLZ = 0070	T.G. PROG INSTR'S : START INLZ	INSTR
	& PROG. DATA NOT ELSEWHERE	& DATA
...		912 ₁₀
03FF	ESTIMATED LIMIT OF PROG INSTR/DATA	
0400	GROWTH	
	↓	
	↑ STACK	
STACKI-1 = 083C	TOP OF STACK USED	VAR.

TOTAL = 2877

HR. McQuinn
9/8/76

LIST III TGU RP-16 ADDRESS

REVISED
11/27/76

SPACE (CONT'D) PAGE 2 of 4

LOCATION HEX	DATA	DATA TYPE	
EG = 0B3D	EARLY GATE - RAN-RAP	VAR	1 ₁₀
LG = 0B3E	LATE GATE - RAN-RAP	VAR	1 ₁₀
CC = 0B3F	CELL COUNT - #RR PL'S	VAR	1 ₁₀
PL = 0B40	PULSE STORAGE FOR	VAR	
...	RAN-RAP		24 ₁₀
0B57			
SF = 0B58	FREQ (ABSOLUTE) FOR	VAR	
...	CHANNEL ASSIGNMENTS		16 ₁₀
0B67	- TABLE I		
ST = 0B68	TUNING (ABSOLUTE) FOR CHAN-	VAR	
...	VCO ASSIGNMENTS - TABLE I		64 ₁₀
0B47			
CRS = 0BAB	CHANNEL-RESOURCE TABLE	VAR	
0BB7	- TABLE II		16 ₁₀
SFA = 0BB8	BASE } FM GEN. CURRENT	VAR	3 ₁₀
0BB9	GEN#1 } OPERATION ALLOCATION		
0BBA	GEN#2 } TABLE IIIA		
SFS = 0BB8	BASE } FM GEN. PRE-OPER	PRE-PROG'D	
0BBC	GEN#1 } STATUS TABLE IIIA		3 ₁₀
0BBD	GEN#2 }		
0BBF	NOT USED - RESERVE		30 ₁₀
0BDB			
V = 0BDC	HIGHEST No.'s VCO. Form MMS enter 1.*	PRE-PRGRMD	1 ₁₀

* Note: TGU can handle 3, i.e. four VCO's
VCO's are numbered: 0, 1, ...

TOTAL 143₁₀

JR McQuinn
7/8/76
REV 11/27/76

LIST III TGU RP-16 ADDRESSES
SPACE (CONT'D) PAGE 3 OF 4

LOCATION HEX	DATA	DATA TYPE	
LT = 0BDD	LOWER SUBBD THRES. TUNE	PRE-PRGMD	
LL = 0BDE	LOWER SUBBD HI LIMIT TUNE	(USE VALUES IN P2300 CHARTS)	
LIT = 0BDF	UPPER SUBBD THRES TUNE		
TH = 0BE0	THR. DELAY FOR COVER, AMI RSPD		
PR = 0BE1	RR/RSPD PRE-TRIG DELAY		8 ₁₀
TD = 0BE2	RR/RSPD TUNING DELAY		
LO = 0BE3	RR LATE OFFSET		
EO = 0BE4	RR EARLY OFFSET		
PWS = 0BE5 ... 0BEC	PULSE WIDTH CONVERSION TABLE - RR/RSPD	PRE-PRGMD (USE TABLE III NOW)	8 ₁₀
SRA = 0BED	NOT USED - GROWTH		1 ₁₀
OBEE ... 0BF1	GEN#1 ... GEN#4	RR/RSPD GEN. CURRENT OPERATION ALLOCATION TABLE II	VAR. 4 ₁₀
SRS = 0BF2	NOT USED - GROWTH		1 ₁₀
0BF3 ... 0BF6	GEN#1 ... GEN#4	RR/RSPD GEN. PRE-OPER. STATUS TABLE II	PRE-PRGMD (PROG. ALL AVAILBL NOW)
0BF7 ... 0BFF	SC-TG MESSAGE REG'S SEE TGU HARDWARE SPEC	VAR.	9 ₁₀

TOTAL 35₁₀

AK m Jullian
9/8/75

LIST III TGU RP-16 ADDRESS
SPACE (CONT'D) PAGE 40FH

LOCATION HEX	DATA	DATA TYPE	
0C00	TECHNIQUE PROGRAM	PRE-PRG'D	
...	MEMORY	(TO BE SUPPLIED)	102 $\frac{1}{2}$ ₁₀
4095 ₁₀ 0FFF	SEE TGU HARDWARE SPEC. FOR FORMAT	(END OF 4K MEM.)	
1000			
...	GROWTH PERIPH.		59,904 ₁₀
F9FF			
64,000 ₁₀ FAD0	TG INTERNAL PERIPHERALS	VAR.	
...	SEE FLOW CHARTS AND TGU HARDWARE SPEC.		256
FAFF			
FB00			
	GROWTH		256
FBFF			
64,512 ₁₀ FC00	ALCM STATUS/ENTRL REG	VAR.	1 ₁₀
FC01	ALCM DATA REG.	VAR.	1 ₁₀
FC02			
	GROWTH		765 ₁₀
FEFE			
FEFF	PIN DISABL. REG.	VAR.	1 ₁₀
FF00	FIRMWARE PROGRAM - PIN	FIXED	
...	HARDWARE LOADER	INSTR.	256 ₁₀
65,535 ₁₀ FFFF			

TOTAL = 62,444 $\frac{1}{2}$ ₁₀

H2miller
9/8/76

TABLE A. TCU SOFTWARE-TECHNIQUES
PROGRAM MEMORY DATA

PROGRAM	ADDRESS	DATA
No. 9	0C48	0021
XILM, RGN	9	1D82
	A	2140
	B	3000
	C	C004
	D	DB96
	✓ E	F830
No. 13	0C68	0020
XICS-1, RGN	9	1CA4
	A	21A2
	B	3080
	C	C004
	D	D933
	✓ E	F830
No. 31	0CF8	0020
XICS-2, RGN	9	1524
	A	2142
	B	30C1
	C	C003
	D	DF54
	✓ E	F830

TABLE A. TGU SOFTWARE TECHNIQUES
PROGRAM MEMORY DATA

PROGRAM	ADDRESS	DATA
No. 41	0D48	0020
XASWM-C, RGPD	9	1692
	A	2142
	B	3001
	C	A61C
	D	B347
	E	C005
	F	F830
No. 53	0DA8	0020
XASWM-C, RGN, FM	9	1A82
	A	2505
	B	3126
	C	84D4
	D	93C0
	E	C002
	F	D949
	0DB0	F830
No. 65	0E08	000C
XSSWM, RR-3	9	1208
	A	2000
	B	3086
	C	A31B
	D	B99C
	E	C004
	F	F830

